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terminal and the power sink terminal, the plurality of tran- 
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EVOLVABLE CIRCUIT WITH TRANSISTOR- in software may behave differently when downloaded in 
LEVEL RECONFIGURABILITY programmable hardware; such mismatches are avoided 
when evolution takes place directly in hardware. Further, 
unlike software evaluation where more complex circuitry 
me invention described herein was made in the perfor- s and more accurate modeling takes longer to evaluate, hard- 
ware evolution scales well with both size of the circuits and 
model accuracy, thus providing less significant increases in 
evaluation time. 
Although reconfigurable devices exist, they have a limited 
10 range of possible applications. On-chip evolution was dem- 
Evolvable Hardware or EHW is reconfigurable hardware onstrated by A. Thompson, in Silicon Evolution, in Proceed- 
that self-configures under the control of an evolutionary ings Of Genetic Programming 1996 (GP96), Press, 
algorithm, evo~utionary electronics, the search for an herein incorporated by reference in its entirety, using a Field 
electronic circuit reconfiguration can be made in software Or FPGA as a Programmable 
and the final solution downloaded or become a blueprint for digital device, and a Genetic Algorithm Or GA as the 
hardware, which is referred to as extrinsic evolution. 
Alternatively, evolution can be performed directly in Such a technique using gate arrays, however, is not 
hardware, referred to as intrinsic evolution. With intrinsic practical for analog circuit evolution. Logical gates are not 
evolution, solutions may be evolved directly on a chip. good elementary building blocks for analog circuits as they 
me main steps of evo~utionary synthesis are illustrated in 2o are designed optimized for logical/binary behaviors. For 
FIG, 1, First, a popu~ation of c~romosomes is randomly example, transistor interconnections that are designed to 
generated, The c~romosomes are converted into circuit facilitate digital logic signals and flows do not necessarily 
models for extrinsic EHW, or control bit strings downloaded Provide good analog response and signal flow. The usage of 
to programmable hardware for intrinsic EHW, Circuit the gate array for evolution can result in exploitation by 
responses are compared against specifications of a target 25 evolution, of Parasitic and unintended signal Paths and 
response, and individuals are based on how close functioning modes for the components. As a result, circuits 
they come to satisfying it. In preparation for a new iteration may evolve in one region of a chip that can not be replicated 
loop, a new population of individuals is generated from the in other Parts, Or on other chips, although the Same genetic 
pool of best individuals in the previous generation, some of 3o code is used. 
these individuals are taken as they were and some are Moreover, conventional on chip evolution has not pro- 
modified by genetic operators such as chromosome cross- vided sufficient granularity for practical applications. While 
over and mutation. This process is repeated for many several levels of granularity are in use, the most common 
generations, and results in increasingly better individuals. digital devices are configurable at the gate-level. In the 
Such a process is usually stopped after a number of 35 analog programmable devices, such as in Field Program- 
generations, or when the closeness to the target response has mable Analog Arrays or FPAAs, the reconfigurable active 
reached a sufficient degree. One of several solutions may be elements are Operational Amplifiers, which have only very 
found among the individuals of the last generation. coarse granularity and little functionality with good 
A variety of circuits have been synthesized through Precision, thus having only a limited range of Possible 
extrinsic evolutionary means. For example, Koza et al., in 4o applications. 
U.S. Pat. No. 5,867,397, issued on Feb. 2, 1999, entitled Computation by analog circuit has been lost as a tech- 
METHOD AND APPARATUS FOR AUTOMATED nique for information processing because analog circuits 
DESIGN OF COMPLEX STRUCTURES USING were not easily programmable, and required precise com- 
GENETIC PROGRAMMING, herein incorporated by ref- ponents with no drifts. If the evolutionary mechanism and 
erence in its entirety, used Genetic Programming (GP) to 45 process proves sufficiently powerful for evolving complex 
grow an “embryonic” circuit to a circuit that satisfies desired analog circuits, then its combination with reconfigurable 
requirements. This approach was used for evolving a variety analog devices potentially will be able to capture the benefits 
of circuits, including filters and computational circuits. An of analog in new applications. As such, the potential of 
alternative encoding technique using a linear representation, analog processing is much greater than what is able to be 
which has the advantage of reduced computational load, has exploited today. 
been used in for automated filter design. Analog circuitry has advantages in cost, size and power 
With these extrinsic approaches, though, evolutions of consumption (as compared to digital circuitry) and can 
analog circuits were performed in simulations, without directly process signals that are continual in time and 
concern of a physical implementation, but rather, as a amplitude. Even a single transistor has many functions such 
proof-of-concept that evolution can lead to designs that 5s as generation of square, square-root, exponential and loga- 
compete or even exceed the performance of human designs. rithmic functions, voltage-controlled current sources; analog 
Although in principle, one can test their validity in circuits multiplication of voltages, and short term and long term 
built from discrete components, or in an ASIC, no analog analog storage. As such, the basic combinations of transis- 
programmable devices exist that would support the imple- tors offer a rich repertoire of linear and nonlinear operators 
mentation of the resulting design. Thus, these approaches do 60 available for local and collective analog processing. Using 
not provide a practical solution to intrinsic evolution. evolution, the benefits of analog processing can be 
Intrinsic evolution can speed-up the search for a solution exploited, while its disadvantages reduced or even elimi- 
circuit by a few orders of magnitude compared to evolution nated. 
in software simulations, specifically if one simulates large, Also, it has been recognized by the inventors herein that 
complex analog circuits, and if the circuit response is rapid. 65 evolutionary searches may perform significantly better with 
Moreover, since the software simulation relies on models of analog than with digital circuitry. Apossible explanation lies 
physical hardware with limited accuracy, a solution evolved in the fact that analog behaviors have relatively smoother 
ORIGIN OF THE INVENTION 
mance of work under a NASA contract, and is subject to the 
~ ~ ~ ~ i ~ i ~ ~ ~  of hb1ic L~~ 96-517 (35 U,S,C, $202) in which 
the Contractor has elected not to retain title. 
BACKGROUND 
Gate 
mechanism. 
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spaces, which is better for the evolutionary search. Thus, 
new perspectives are possible: evolutionary searches offer- 
ing automatic programming; sufficiently precise equivalent 
components could be obtained if the programmable analog 
components offer controllability of their operating points; 
and drifts that can be compensated for by adjusting operat- 
ing points or, if the drifts are too strong, by a new search for 
a different optimal circuit configuration and operating point. 
Moreover, analog computation on simple low-power circuits 
can boost emerging applications areas of “smart matter” and 
distributed high bandwidth adaptive sensing. 
Furthermore, a hardware implementation also offers a big 
advantage in evaluation time for a circuit; the time for 
evaluation is determined by the goal function. For example, 
considering an A/D converter operating at a 100 kHz Sam- 
pling rate, the electronic response of the A/D converter is 
available within 10 microseconds, compared to 1 second on 
a computer running SPICE; this advantage increases with 
the complexity of the circuits. In this case, the lo5 speedup 
would allow evaluations of populations of millions of indi- 
viduals in seconds instead of days. Moreover, the higher the 
frequency at which a circuit needs to function, the shorter is 
its evaluation time, making the design of very high fre- 
quency circuits an excellent candidate for intrinsic evolu- 
tionary design. 
Thus, a practical solution to intrinsic evolution for pro- 
gramming analog devices is desirable. Furthermore, a shift 
in the design approach, from reconfigurable devices, to 
evolution-oriented devices or evolvable devices would 
facilitate hardware evolvability. 
SUMMARY 
The preferred embodiment provides a programmable 
transistor array or PTA, which is programmable at the 
transistor level. It is possible to conveniently form such an 
array of N-type and P-type complementary field effect 
transistors, although it may be formed of other type devices. 
The preferred embodiment of the present invention provides 
an evolvable circuit having a plurality of transistors having 
terminals, the transistors being coupled between a power 
source terminal and a power sink terminal so as to be 
capable of admitting power between the power source 
terminal and the power sink terminal. Transistor terminal to 
transistor terminal couplings are provided via reconfigurable 
switches. 
In a preferred embodiment, the plurality of transistors are 
coupled together in a topology so that a permutation of 
switch states of the plurality of switches provides a majority 
of meaningful circuit connections for a selected transistor 
topology, the plurality of transistors being coupled so that 
there are less than a total number of possible transistor 
terminal to transistor terminal couplings. With this 
embodiment, the plurality of transistor terminals may be 
coupled so as to be capable of providing both analog and 
digital responses to input signals. 
The evolvable circuit of the present invention may have at 
least one of the plurality of transistors having its control 
terminal coupled one of its first and second power terminals, 
at least one of the plurality of transistors having its control 
terminal coupled to the control terminal of another of the 
plurality transistors, or at least one of the plurality of 
transistors may have a bypass switch coupled across its 
power terminals. In one preferred embodiment, all these 
terminal couplings are present. 
In further preferred embodiments, the plurality of tran- 
sistors are arranged in a plurality of layers, each transistor of 
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a layer being coupled to at least one transistor of an adjacent 
layer. Such an embodiment may have a first layer having the 
first power terminals of each of the first and second tran- 
sistors coupled to the power source terminal; and have at 
least one intermediate layer having the first power terminals 
of the first and the second transistors coupled to the second 
power terminals of the first and second transistors of a 
preceding layer, respectively; and having the second power 
terminals of the first and second transistors coupled to the 
first terminal of a succeeding layer, respectively; and have a 
last layer having the second power terminals of the first and 
second transistors coupled to the power sink terminal. 
The plurality of transistors may be arranged to form a 
module which may be connected via reconfigurable switches 
to other modules to provide solutions to more complex 
problems. In one embodiment, several modules may be 
arranged on a single chip so that modules disposed near a 
center of a module arrangement have a greater number of 
inter-module couplings than do modules near a periphery of 
the plurality of the arrangement. In some embodiments, 
inter-module coupling may be uniform across the array. 
In some embodiments the reconfigurable switches may be 
transistors operated as ONiOFF switches. In other 
embodiments, the reconfigurable switches may be operated 
in gradual highilow states that provide variable conductance 
states. With this embodiment, the gradual switches may be 
controlled so that evolution provides a morphing process 
which can ultimately reach solutions with ONiOFF switch 
states. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a simplified functional block diagram of 
evolutionary processes. 
FIG. 2 is a preferred embodiment of a circuit in accor- 
dance with the present invention. 
FIG. 3 illustrates several additional circuits obtained by 
evolution showing less than ideal but possibly useful circuit 
responses. 
FIG. 4 represents the annealing type process used in some 
embodiments employing gradual switch states to provide 
evolution by morphing switch states. 
FIG. 5 shows parameter used for specification of a fitness 
function. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS OF THE PRESENT 
INVENTION 
The preferred embodiment of the present invention pro- 
vides a circuit adapted for use in intrinsic evolution. The 
preferred embodiment provides a programmable transistor 
array or PTA, which is programmable at the transistor level. 
In a preferred embodiment of the present invention, transis- 
tors form a plurality of modules, which may be intercon- 
nected to other modules, or to other transistors of the PTA, 
to provide further functionality. 
Turning to FIG. 2, the PTA module 100 is an array of 
transistors interconnected by programmable switches. These 
switches provided transistor terminal to transistor terminal, 
or transistor terminal to power terminal connections. The 
status of the switches (On or Off) determines a circuit 
topology and consequently a specific response. Thus, the 
topology can be considered as a function of switch states, 
and can be represented by a binary sequence, such as a 
chromosome pattern of “1011 . . .”, where by convention, 
one can assign 1 to a switch turned On and 0 to a switch 
US 6,728,666 B1 
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turned Off. Programming the switches On and Off deter- connections will limit evolutionary circuit possib 
mines a circuit and provides a means responsive to a a connection may be desirable, for example, when evolution 
chromosome pattern for selectively controlling the coupling will be employed to evolve a specific family of circuits 
of the interconnections of the transistor array. employing recurrent, frequent, or common connection types, 
In the preferred embodiment, the PTA allows program- 5 Or in other circumstances. 
ming of both analog and digital circuits by intrinsic evolu- Thus, with the preferred embodiment, the PTA has at least 
tion. In a preferred embodiment, CMOS field effect transis- one contiguous region within the array where every transis- 
tors are used as the elemental building blocks, although tor terminal to transistor terminal connection is via a recon- 
other embodiments may employ other type devices, such as figurable switch. Further, in such an embodiment, at least 
bipolar devices, single electron devices, quantum dot 10 one of the transistors within the region has every terminal 
devices, resonant tunneling devices, optically coupled connected via a reconfigurable switch to other terminals of 
devices, or other similar devices, as elemental building other transistor(s) within the region. 
blocks. CMOS transistors allow evolution to take advantage the preferred embodiment, the arrangement of recon- 
of inherent resistance and capacitance functions, as well as figurable switches ~ 1 ~ 2 4  is such that a permutation of 
analog and digital transistor operation. switch states provides a majority of meaningful circuit 
As all integrated circuits ultimately rely on functions connections of transistors Pl-NS for a selected transistor 
implemented with transistors, the PTA of the preferred arrangement, but so that there are less than the total number 
embodiment provides a versatile platform for synthesis of of possible transistor terminal connections. Thus, the tran- 
analog, digital, or even mixed-signal circuits using the same sistors P1-N8 and the switches S1-S24 are arranged so that 
transistors. It also provides a more suitable platform for 2o module 100 provides an extensive number of functional 
synthesis of analog circuitry than other reconfigurable circuits for the permutation of switch S1-S24 states. 
devices and allows transferrable analog circuits to be to accomp~ish this is to 
evolved directly on the chip. arrange the transistors Pl-NS in layers between the power 
The optimal choice of elementary block type and granu- source terminal 10  and the power sink terminal 20. The 
larity is task dependent. The preferred embodiment of the 25 interconnections of terminals of the transistors Pl-NS, 
present invention provides reconfigurable modules 100 including transistor to power terminal coupling, transistor to 
based on elements of the lowest level of granularity. With transistor coupling, and transistor self coupling generally 
can be implemented by imposing programming constraints. 3o nals should be coupled to facilitate current flow. In other 
An example would be forcing groups of elementary cells to words, a terminal that typically provides current should be 
act as a whole, such as by freezing certain parts of the switch coupled to at least one that typically receives current. For 
configuration bit string to provide digital gates or basic example, a drain terminal of a P-type transistor typically is 
analog circuits. coupled via a reconfigurable switch to the source terminal of 
Thus, the PTAof the preferred embodiment of the present 35 another P-type transistor, such as S2 or S5, or to a drain 
invention may provide versatile functional cells to provide a terminal of an N-type, such as S3, S11, or S15. Likewise, the 
higher level of functionality. More specifically, for example, drain of a P-type transistor typically is coupled via switch to 
certain parts of the switch configuration bit string could be the drain of an N-type, such as S10, S11, S14, or S15. As 
frozen to provide interconnections between the N-type tran- such, transistor P1, P3, N5, and N7, along with transistors 
sistors to form a virtual NAND gate. Ideally, the virtual 4o P2, P4, N6, and N8, provide current flow paths between the 
blocks for evolution should be automatically defined/ power source terminal 10  and the power sink terminal 20. 
clustered during evolution. This concept is analogous to the Additional terminal interconnections may be used to 
Automatically Defined Functions predicted and observed in provide additional meaningful terminal to terminal connec- 
software evolution. tivity and functionality (for example, transistor bypass 
As such, granularity selection allows for mixed granular- 45 switches, such as by S3, S7, S11, S12, S15, S20, or S22). 
ity solutions. Higher level functionality may be combined Also, one or more transistor bias switches, ones connected 
with elemental functionality within modules on the same from the gate to the drain of a transistor, such as by S4, S13, 
chip to allow evolved circuit designs not obtainable with S16, or S23, can be provided to provide addition connec- 
only higher level cells. Also, such granularity selection tivity. 
allows for hybrid digitalianalog solutions not readily obtain- so Moreover, like terminals of different transistors may also 
able in current arrays. be coupled to provide addition meaningful connectivity. For 
FIG. 2 illustrates an embodiment of a PTA module 100 example, one or more of the gate terminals of transistors 
having 8 transistors and 24 programmable switches. In this may be connected together, such as by S1, S9, S17, or S24, 
embodiment, the transistors Pl-P4 are PMOS and N5-N8 or one or more of source or drain terminals may be con- 
are NMOS. The plurality of transistors Pl-NS are coupled 5s nected together, such as by S8 or S18. It also is possible to 
between a power source terminal 10 and a power sink provide additional meaningful connections by providing 
terminal 20 in a topology capable of admitting power terminal connections between transistor terminals not oth- 
between the power source terminal 10  and the power sink erwise directly coupled, such as by S6. The amount and type 
terminal 20. In the embodiment of FIG. 2, the plurality of of interconnections allow evolution to explore and utilize a 
transistors Pl-NS are coupled via reconfigurable switches 60 variety of basic analog and/or digital circuits, of various 
S l S 2 4  so that every transistor terminal to transistor termi- granularities such as, for example, current mirror, differen- 
nal interconnection is via a reconfigurable switch. tial current pair, amplifier, multi-input NAND gate, multi- 
Although it is preferred to provide a reconfigurable switch input XOR gate, inverter, and more, which may be formed 
possible, in some embodiments, to provide a hard connec- 65 The types of interconnections represented in FIG. 2 by 
tion between certain transistor terminals, such as a hard bias switches Sl-S24, may be used in embodiments of the 
connection, or a gate to gate connection. Although such hard present invention to provide the responsive means. Not all of 
one embodiment, a 
such a configuration, virtual higher-level building blocks allow non-conflicting current flow paths. In general, termi- 
between every terminal to terminal interconnection, it is through appropriate switch activation, to arrive at a solution. 
US 6,728,666 B1 
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the switches are necessary. Additionally, other connections different neighborhood. It is possible to have one to four 
not shown may be used. For example, an additional switch interconnections locally while having less extending to 
may be connected from the drain of P3 to the drain of N8, modules in other neighborhoods. 
or across the source and drain of P4. On the other hand, in one embodiment expected to provide a universal appli- 
embodiments where switch state is controlled by serially 5 cation for evolvable analog circuits, it is preferred to have 
shifting to each switch to download each bit of the chro- higher density of module to module interconnections in a 
mOSOme string, more switch CouPlings Will take more time center portion of a layout and a lower density of intercon- 
to Program and not necessarily Provide additional benefits. nections at the periphery. This is because, in some situations, 
In Yet other embodiments, Some of the transistor bypass too many module to module interconnections could com- 
switches, such as SI52 and s22 may be omitted to 10 plicate evolution and be detrimental to stabilization. In other 
facilitate cascading of additional modules. situations, more interconnections may be necessary to pro- 
Furthermore, although preferred, it is not necessary with vide a more complicated solution. As this may not be 
the present invention, to provide a module having eight established before array layout and fabrication, a non- 
transistors. The number of transistors maybe greater or less homogeneous layout is expected to provide more flexibility 
than eight. The optimal number and arrangement is task 15 when for evolutionary purposes. 
dependent. Eight transistors of complimentary conduction one possible embodiment, because it is not always 
types, such as N-tYPe and P-tYPe, is expected to Provide a known beforehand how many modules are needed to evolve 
universal application for an evolvable analog circuit. a solution, it may be possible to use many internal test points 
Likewise, pairing the transistors P3-P4, N5-N6, and on the PTA as possible outputs for evaluation of the distance 
N7-N8 within the module, as shown in FIG. 2, is not 2o of the response from the target response. This may be 
necessary in all embodiments of the present invention. implemented using individuals in the Same popu~ation with 
Pairing of the transistors, however, is expected to provide a different sizes (chromosome length), or simply 
universal application for an evolvable analog circuit. evaluation of the routed outputs of many circuits. A part of 
Similarly, arranging the transistors in a particular number the genetic code could indicate where the output is to be 
of layers within the module, such as for example the four 25 probed. 
layers formed by the transistor pairs Pl-P2, P3-P4, N5-N6, In some embodiments, the programmable or reconfig- 
and N7-N8, as shown in FIG. 2, is not necessary in all urable switches Sl-S24 are implemented with transistors, 
embodiments of the present invention. Some preferred such as a pair of NMOS-PMOS back to back transistors 
~ ~ b o d i m e n t s  may have Six, eight, Or more layers. Fewer acting as a simple T-gate switch. In these embodiments, the 
layers also is Possible (e& three Or two Or Possibly a single 30 transistor T-gate switches are selected: to pass analog sig- 
layer). Providing about four layers of the transistors, nals; to have the resistance of each switch variable between 
however, is expected to Provide a universal application for low (approximately tens or hundreds of ohms) and high (in 
an evolvable analog circuit. The layered structure of the excess of tens and hundreds of Mohms and above); and to 
Preferred ~ ~ b o d i m e n t  is Patterned after Some COmmOn 35 preferably provide an intermediate resistance (although its 
designs of analog and digital structures. Other embodiments, linearity is not necessarily important in these embodiments). 
however, may have a structure tailored for a specific aPPli- In practice, the switches are non-ideal in that they have a big, 
cation. but finite, resistance in the OFF state (approximately Mohms 
In some embodiments, the terminal interconnections are or Gohms) and a non-zero resistanceiimpedance in the ON 
provided to facilitate power flow from power source 10  to 4o state (approximately tens of Ohms). This feature can facili- 
power sink 20, along with left to right lateral and/or laterally tate evolution. While the effects of non-ideal switches may 
and downward connection. Such interconnection strategy, be negligible in a first approximation for many digital 
with a module output at, for example, P4 and/or N6, and/or circuits, such effects may fundamentally affect analog pro- 
others, allows for cascading signal flow to additional grammable circuits. 
modules, which may be added if desired to provide further 45 Turning to FIG. 3, besides leading to designs that are 
evolutionary solutions. Further, feedback type interconnec- possible by human designers, evolution with Don ideal 
tions are also possible in some embodiments, within a components can lead to circuits that are unusual from the 
module, or more preferably between modules. perspective of typical design practice. For example, synthe- 
sis of a DC circuit with a Gaussian response was performed 
transistors, two PMOS and two NMOS, were chosen for in hardware in four separate chips. The four chips were 
simplicity. The PTA architecture allows the implementation programmed in parallel with bit-string configurations cor- 
of bigger circuits by cascading PTA modules. Embodiments responding to four individuals of a population of 1000; then, 
of the present invention may have each chip implementing the next four were programmed, and SO on until all 1000 in 
one PTA module, or many modules may be present on each one generation were tested. Evolution led to “Gaussian” 
chip. To offer sufficient flexibility the module of this 55 circuit solutions within 20-30 generations. 
embodiment has all transistors terminals, except those con- In this example, the genetic algorithm parameters in one 
nected to power and ground, connected via switches to of the runs are as follows: Population: 1000; Chromosome 
expansion terminals, not shown, to allow switchable cou- size: 24 bits (1 PTA); 52-88 bits (2 PTAs, variable depend- 
pling of input and output signals to modules and to allow ing on interconnection schemes); Evaluation samples: 30; 
interconnection between modules to facilitate evolution. 60 Mutation rate: 4%; Cross Over rate: 70%; Tournament 
Various module interconnections are possible, For Selection: 20 individuals; Elit Strategy: 9% population size 
example, Some embodiments may have modules coupled SO (88 individuals); Fitness Function: Square root Mean Error; 
that a module is connected to adjacent modules, such as in Fitness[indiv.l=target(xi)2-indiv(xi)2}. 
north, south, east, and west to form a neighborhood, and FIG. 3 shows four different hardware-evolved mutant 
have additional connectivity with one or more modules from 65 solutions for a Gaussian curve provided by modules 1-4. 
a different neighborhood, such as jumping over a set of The mutations in the genetic code of the solutions obtained 
modules, for example jumping one to four modules, to a by evolution, depicted vertically as chromosomes R24-R1 
In the embodiment of FIG. 2, only four layers of pairs of 
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that correspond to switches S24-S1 of FIG. 2, may be adjustment of the value of high and low. Thus, a single bit 
compared with the human-designed solution of the Gaussian used to qualitatively represent high or low is delivered to the 
circuit located to the right of R24-R1. While those observed A/D converter, which in turn provides a quantitative analog 
mutants had 2-4 switches away of the same solution humans value of the highilow states to control the annealing process. 
would design, it is expected this Property can be exploited 5 In one embodiment, to simplify device fabrication, the 
by evolution to ultimately Provide quite different solutions, resistance value assigned the switches to represent high and 
Possibly better, than a hmmn designer in other applications. low are controlled together to provide homogeneous control 
Even if this is not the case, such mutants may increase the of highilow values of the switches. It also is possible in some 
number of valid solutions, thus easing the search for a embodiments to provide heterogeneous control of the switch 
solution. Moreover, it may provide alternate, or backup 10 annealing process to provide non-uniform, or even indi- 
solutions, that may be used in the event that an evolved vidual control of the values representing high and low. 
solution becomes invalid due to component faults or other A fitness function which considers shape information by 
using a weighted combination of parameters xl-x7 as irregularity. 
Turning to FIG. 4, other ~ ~ b o d i m e n t s  of the Present depicted in FIG. 5 also can improve evolution search effi- 
invention may employ gray Or gradual switches as the ciency over a Euclidian type fitness function in some appli- 
reconfigurable switches of FIG. 2 to introduce an cations. Fitness functions, such as the one of FIG. 5 used to 
annealing effect to the evolutionary Process. Instead of evolve a Gaussian response circuit, however, generally do 
ONIOFF, the switches were considered as having a resis- not have broad applicability, 
code would thus specify if the switch is Low or High, but the 20 present invention have been described in detail above, many 
numerical meaning of this qualitative code (e.g. a resistance changes to these embodiments and methods may be made 
change gradually as a function Of without departing from the true scope and teachings of the 
present invention. The present invention, therefore, is lim- a temperature-like parameter as illustrated in FIG. 4. 
Initially the temperature is high, and Low and High switch ited only as claimed below and the equivalents thereof. 
status have values close to each other, such as 2 Mohms for 25 
Low and 20 Mohms for High. Gradually, the temperature 
extremes of for example 10’s of Ohms for Low and 10’s of 
Gohms for High. The number of generations was chosen to 
ensure some quasi-static behavior. This is because the 30 
response of the same best individuals from older generation 
differed in the newer generation because the circuit had 
different resistance for switches. 
proved more efficient in simulation than searches in which 
the switches High or Low of extreme values, such as 10’s of 
Ohms for Low and 10’s of Gohms for High, were fixed at 
all times. Thus, evolution using gradual switch values pro- 
Many solutions observed while running through this 
“freezing” process were acceptable solutions with switches 
partly open, in effect with all transistors taking part in 
generating the function. It may be preferred in some embodi- 
merits to allow the annealing Process to continue until the 45 is capable of controlling every transistor to transistor cou- 
switch states are frozen or polarized to their full high and pling, 
low impedance states. This provides more robust solutions, 3. The circuit of claim 2 wherein the reconfigurable means 
Ones that are not as sensitive to thermal changes of is capable of controlling every transistor terminal to tran- 
transistors, or to other transistor dependent variations. In sistor terminal coupling, 
other embodiments, the switches may not be completely SO 4. The circuit of claim 3 wherein the reconfigurable means 
Polarized. In such embodiments, the annealing Process may further comprises a means for variably controlling transistor 
be shortened, or not used at all, to provide solutions having terminal to transistor terminal couplings, 
switch states not completely polarized to their full high and 5 ,  The circuit of claim 4 wherein the plurality of transis- 
low impedance states. Such solutions may be more desirable tors comprises p-type and N-type field effect transistors, 
in certain instances, such as, for example, where design ss 6. The circuit of claim 1 wherein the reconfigurable means 
speed, resources, functionality, Or other constraints make further comprises a means for variably controlling transistor 
such solutions desirable. terminal to transistor terminal couplings. 
Gradual switches allow variable control over the resis- 7. The circuit of claim 1 wherein the plurality of transis- 
tance of the switches so provide a means for variably tors comprises P-type and N-type field effect transistors. 
controlling transistor coupling. The gradual switch may be 60 8. The circuit of claim 1 wherein the plurality of transis- 
implemented with transistors, such as a pair of NMOS- tors are coupled so as to be capable of providing both analog 
PMOS back to back transistors acting as a simple T-gate and digital responses to input signals. 
switch. The switches are selected as discussed above. In the 9. The circuit of claim 1 wherein said set comprises a 
implementation of one embodiment, the meaning of high or majority of transistor-to-transistor circuit connections for a 
low is controlled by an A/D converter, either external or 65 selected topology. 
internal to the chip. In such an embodiment, a single bit of 
tance Lowmigh for ON state). The binary genetic While the preferred embodiments and of the 
parameter) 
What we claim is: 
1, evolvable circuit comprising: 
goes down and the switch resistance polarizes to the a) a plurality of transistors having terminals, the transis- 
tors coupled between a power source terminal and a 
power sink terminal in a topology capable of admitting 
power between the power source terminal and the 
power sink terminal; and 
b) a reconfigurable means responsive to a chromosome 
pattern for selectively controlling the coupling of the 
plurality of transistors, the reconfigurable means cou- 
pling each transistor of the plurality of transistors to at 
least one other of the plurality of transistors, the recon- 
figurable means coupling the plurality of transistors so 
that a permutation of switch states of the reconfigurable 
connections for a selected topology, the reconfigurable 
means providing less than a total number of possible 
transistor terminal to transistor terminal couplings. 
This through a gradual movhing process 35 
vided as much as an Order of magnitude faster 40 means provides a set of transistor-to-transistor circuit 
2, The circuit of claim 1 wherein the reconfigurable 
the bit string may be represented by several bits to provide * * * * *  
